Webinar Series on ANALOG VERIFICATION INSIGHTS



Mixed-Signal Verification of Analog IP using SystemVerilog:
An Object-Oriented Approach



Charles Dančak University of California, San Diego | UCSD · Extension

Mixed-Signal Verification of Analog IP using SystemVerilog: An Object-Oriented Approach

Scientific Analog, Inc.

June 2021



Contents

- 1. Testbench for Analog
- 2. Fixture Subcircuits
- 3. Sequence Component
- 4. Driver and Monitor
- 5. Scoreboard Component
- 6. Bypass/Power-Down
- 7. Analog Assertions
- 8. Functional Coverage
- 9. Environment Module
- 10. OOP/XMODEL Guidelines

§1: Testbench for Analog


- OOP Testbench Organization
- A Mixed-Signal Filter DUT
- Bandpass Filter Architecture
- Analog Modes in SystemVerilog
- Filter Verification Plan
- A Packet per Transaction
- Interface Bus Description
- FAQs to be Answered

Note:

Text in angle brackets (« ») indicates noncritical code, whose details are omitted to avoid cluttered slides.



OOP Testbench Organization



Higher Levels

Data types:

- bit, logic
- int, real
- custom, etc.


Lowest Level

Data types:

- wire, etc.
- High-level components in OOP testbench are objects.
- Packets contain transaction data (stimulus, response).

A Mixed-Signal Filter DUT

Programmable Automotive Bandpass Filter(10–120 kHz)




GLISTER
Toolbar
(Requires
XMODEL
Plug-In)

- Active RC bandpass filter, with eight passband modes.
- Designed in Virtuoso, with transistors from 45-nm PDK.

Bandpass Filter Architecture

Analog RC Network

Digital ctl_byp
Control ctl_r2
Ctl_c1
ctl_c2



Bypass/Power-Down:

- Input feeds output.
- Op-amp tristated.
- Supply is cut off.

Dashed Lines
Indicate
Digitally-Controlled
Switch Circuitry

- Four-bit control input selects 1 of 8 modes—or bypass.
- These bits switch CMOS transmission gates on and off.
- Puts *R*, *C* elements in series or shunt, to vary passband.

Filter Verification Plan

Applied Stimulus	Quantity	Random?	Monitored Response	
Input Frequency	<i>f</i> =10–120 kHz	uniform	Measure: gain _{act} == gain _{exp}	
Passband Mode	\M0\M7	cyclic		
Frequency×Mode	Cross coverage	yes	100% of 6×8 = 48 bins	
Bypass/Pwr-Down	Supply Idd	no	Assert: Idd ≤ 5 nA	
Power-On Reset	Bias Vbn	no	Assert: Vbn = 700±50mV	

- Each transaction applies randomized inputs to filter.
- Both a random frequency and a cyclic-random mode.
- Filter's gain is then checked versus a reference model.
- Testbench checks supplemented by analog assertions.

Analog Modes in SystemVerilog

Digital Control Word: {ctl_byp, ctl_r2, ctl_c1, ctl_c2}			//Enumerated filter modes:		
Binary Value	Enumeration Literal	$f_{\scriptscriptstyle m LO}$	$f_{\scriptscriptstyle m HI}$	g	typedef enum bit [2:0] {
0000	M0_40-060x2	40	60	2	//Filtering modes:
0001	M1_40-040x2	40	40	2	$\M0 40-060x2 = 3'b000,$
0010	M2_20-060x2	20	60	2	$\mbox{M1 } 40-040x2 = 3'b001,$
0011	M3_20-040x2	20	40	2	(III_40 040X2 = 3 0001)
0100	M4_40-120x1	40	120	1	
0101	M5_40-080x1	40	80	1	\M6_20-120x1 = 3'b110,
0110	M6_20-120x1	20	120	1	$M7_20-080x1 = 3'b111$
0111	M7_20-080x1	20	80	1	<pre>} MODE_t; /</pre>
1XXX	Bypass	_	_	_	
					Escaped Name

- An enum type captures these modes—with encodings.
- Custom typedef is packaged; imported where needed.
- High-level OOP code can now refer to a mode by name.

A Packet per Transaction

Packet Field	Data Type	Used In	Range, Units	
TAG	int	TX, RX	≥1	
fINT	int	TX, RX	10 120 ku-	
fREAL	real TX		10–120 kHz	
MODE	MODE_t	TX, RX	\M0\M7	
PPA_IN	real	RX	≥ 0.00 Volts	
PPA_OUT	real	RX		





- Tags ensure that we compare n^{th} TX with n^{th} RX packet.
- Driver applies the packet's fields to input pins of DUT.
- Monitor samples DUT output pins; reassembles packet.

The Packet Object (1/2)

```
class PACKET;
                                                          TX PKT
                 int TAG = 0; //Packet ID.
                                                        (From DRV
               //Random passband mode (M0..M7):
                                                         to SCB)
                 rand MODE_t MODE;
   Random
               //Random frequency (10--120 kHz):
   Stimulus
                 rand int fINT; //kHz.
                           fREAL; // Hz.
               //Constrain fINT to a range:
                 constraint fRANGE con {
                    fINT inside { [10:120] };
Constraining
the Random
                                      Reference:
                                      Cummings, UVM Transactions (SNUG-14) §3.2
Frequencies
               endclass: PACKET
```

- A packet is one transaction, with stimulus and response.
- Same packet class reused for both TX_PKT and RX_PKT.


V1.15

The Packet Object (2/2)

```
Peak-Peak
             class PACKET;
Input and
 Output
             //Measured peak-peak amplitudes:
               real PPA_IN, PPA_OUT; //Volts.
             //Called after .randomize():
Random int
               function void post_randomize();
Cast to real
               //Cast random fINT to a real:
                                                      RX PKT
                  fREAL = real'(fINT * 1e3);
                                                    (From MON
               endfunction: post_randomize
                                                      to SCB)
             endclass: PACKET
```

- Constraints on frequency, mode shape random stimuli.
- Can only randomize an integer-valued frequency f INT.
- Post-randomize conversion: e.g. 20 kHz to 20,000.0 Hz.

Interfacing with the DUT



- Sequence object sends a transaction packet to driver.
- Driver sends fields of TX_PKT over interface bus, DIF.
- DIF is a virtual interface, able to connect to an object.
- Monitor gets fields over MIF; reassembles into RX_PKT.

Interface Bus Description

```
interface BAND_IF(«clock...»);
                                         FIX
  import GOLD_PKG::*;
                                                        TAG
                                  DIF
                                                        FXREAL
//Packet tag:
  int TAG;
                                                 MODE
//Enumerated mode:
                                                  PKT_CLK
  MODE t MODE;
//Random frequency:
                            //Instantiated in ENV MOD:
  int fINT; real fREAL;
                              BAND IF DIF(PKT CLK, RST);
//Peak-peak amplitudes:
  real PPA_IN, PPA_OUT;
                                    Packet Clock
endinterface: BAND IF
                                        PKT CLK: -
```

- An interface: a named bundle of signals of any type.
- Includes 1-ms PKT_CLK from the environment module.
- Bus instance DIF carries packets into fixture, and DUT.

-FAQs to be Answered

A. How is the SystemVerilog real frequency **freal** converted to a sinusoidal input to an analog filter?




- B. How can we measure the peak-to-peak amplitude of the filter's sinusoidal input and output—especially over a time span after transients have died out?
- C. What enables a logic simulator like **VCS** or **Xcelium** to accurately simulate the filter's analog behavior?

§2: Fixture Subcircuits


- A Frequency Subcircuit
- Exercise #1
- A Mode Subcircuit
- Cyclic Random Modes
- Measure Time-Varying PPA
- A PPA Subcircuit
- Preview: Actual Gain
- Fixture Summary

A Frequency Subcircuit




- Real input frequency value is converted to xreal type.
- Chain of several primitives generates a sine stimulus.
- Type xreal enables event-driven simulation of analog.

-Exercise #1: Quadrature Signals




- Connect the primitives to generate quadrature signals.
- Outputs are a sine and cosine, of the same frequency.
- Hint: sin_func has a mode setting of "sin" or "cos".

Answer #1: Quadrature Signals



- Can place elements from XMODEL library in Virtuoso.
- Or instantiate the elements into SystemVerilog code.

A Mode Subcircuit



- Let's defer any bypass/power-down testing until later.
- Set MODE [3] bit low for now, to disable bypass mode.
- Apply the randomized MODE [2:0] to the filter's inputs.

Cyclic Random Modes (1/4)


```
Launch SEQ.BODY...
             #1. M4 40-120x1 at
                                  21 kHz
             #2. M0 40-060x2 at 120 kHz
No Modes
             #3. M7 20-080x1 at
                                  19 kHz
Repeated
             #4. M6 20-120x1 at 117 kHz
in a Cycle
             #5. M3 20-040x2 at 103 kHz
             #6. M1_40-040x2 at 91 kHz
             #7. M2_20-060x2 at 32 kHz
  New
             #8. M5 40-080x1 at 21 kHz
  Cycle
             #9. M3 20-040x2 at 60 kHz
 Starts
```

```
class PACKET;
  int TAG = 0;
//Random cyclic:
  randc MODE_t MODE;
  endclass: PACKET

Declare a Cyclic
Random Variable
```

- Ideally, we'd like randomized MODE values to be cyclic.
- In a cycle of eight values, no repetitions would occur.
- A randc qualifier automatically yields cyclic behavior.

Cyclic Random Modes (2/4)



- But randc is limited: lacks scalability and persistence.
- Simulators may restrict bit width of a randc variable.
- Cyclic behavior won't persist from one packet to next.

Cyclic Random Modes (3/4)

Empty Initial Queue

- Workaround: save the history with a queue of MODE_t.
- Static queue keeps track of MODE values used thus far.
- Next mode chosen is constrained to values yet unused.

Cyclic Random Modes (4/4)


```
$time MODE .size Queue USED[$]
                '{'h2}
1 ms: 2 1
2 ms: 3 2 '{'h2, 'h3}
3 ms: 6 3 '{'h2, 'h3, 'h6}
4 ms: 4 4 '{'h2, 'h3, 'h6, 'h4}
5 ms: 7 5 '{'h2, 'h3, 'h6, 'h4, 'h7}
6 ms: 5 6 '{'h2, 'h3, 'h6, 'h4, 'h7, 'h5}
7 ms: 1 7 '{'h2, 'h3, 'h6, 'h4, 'h7, 'h5, 'h1}
8 ms: 0 0 '{}
9 ms: 5 1 '{'h5}
        2 '{'h5, 'h3}
10 ms: 3
```






- Simulation transcript shows queue grow and shrink.
- At depth 7, only mode left is 0. Empty queue, restart

Measure Time-Varying PPA



- Place in Virtuoso, or instantiate in SystemVerilog code.
- Data sheet describes pin names, with their data types.
- Measurement primitives have output types like real.


Delimiting a Time Span



- Analog measurements often taken over time intervals.
- Interval delimited here by trigger signals of type xbit.
- Derived from PKT_CLK by a typical verification code block.
- Other primitives directly offer suitable xbit trigger output.


V1.15

A PPA Subcircuit



- Use meas_pp to measure amplitude over a time span.
- Triggering inputs .from, .to driven by TICK_x, TOCK_x.
- Time span between their triggering edges is 100 μs.

Preview: Actual Gain



Scoreboard Code

- Monitor packetizes this data; sends on to scoreboard.
- Scoreboard's task is to compare actual, expected gain.
- Actual gain is ratio of measured output/input amplitudes.

Summary: Fixture Module


- A. Submodule FIXTURE instantiates the analog DUT, with various XMODEL instrumentation subcircuits.
- B. Encapsulate all signals of type xreal or xbit inside the fixture. Use primitives such as xreal_to_real to convert them to and from types real and bit.
- C. Fixture can include any SystemVerilog code (e.g., initial block) to control timing, or process data.
- D. Structure types xreal, xbit enable analog and digital simulation on event-driven logic simulator —once an XMODEL plug-in has been installed.

§3: SEQ Component

- Sequence Architecture
- Basic Test Sequence
- Sequence BODY() Task
- A Simulated Sequence
- Exercise #2
- Sequence Summary



Sequence Architecture



- In Part 1, random stimuli came from the driver object.
- We now move the untimed stimuli to sequence object.
- Enhances reuse, and conforms more to UVM standard.

Basic Test Sequence

Applied Stimulus	Quantity	Random?	Monitored Response	
Input Frequency	<i>f</i> =10–120 kHz	uniform	Measure: gain _{act} == gain _{exp}	
Passband Mode	\M0\M7	cyclic		
Frequency×Mode	Cross coverage	yes	100% of $6 \times 8 = 48$ bins	
Bypass/Pwr-Down	Supply Idd	no	Assert: Idd ≤ 5 nA	
Power-On Reset	Bias Vbn	no	Assert: Vbn = 700±50mV	

- A baseline plan: apply stimuli to the powered-up DUT.
- Later we extend the sequence to test bypass/recovery.
- Sequence object will randomize frequency and mode.
- No timing details, just a series of random transactions.

Sequence BODY() Task

```
TX_PKT = new();
class SEQUENCE
                              New -
 #(int TRIALS = 16);
                                           TX_PKT.TAG = I;
                             TX PKT
//Stimulus to DRV:
                                           TX PKT.randomize();
  PACKET TX PKT;
                                           SEQ2DRV.put(TX_PKT);
//Queue to DRV:
                                           $write(
  mailbox SEQ2DRV;
                                             "%t ", $realtime,
                                             «key packet data»,
                             Debug
  task BODY(); //UVM-like.
                                           "\n");
                              Aid
    for(«Loop for TRIALS»)
                                         end: SEQ_LOOP
                                       endtask: BODY
    begin:SEQ LOOP
                                     endclass: SEQUENCE
   Class-Wide Parameter
```


- Loop puts TRIALS transactions into mailbox SEQ2DRV.
- Each transaction is identified by its incremented TAG.
- Method .randomize() will only be called from this task.

A Simulated Sequence

```
Transcript
              1.500 ms: Launch SEQ.BODY...
for Eight
              1.500 ms: # 1. M4 40-120x1 at 21 kHz
              1.500 ms: # 2. M0 40-060x2 at 120 kHz
Iterations
              1.500 ms: # 3. M7 20-080x1 at
                                             19 kHz
                                                            Same
              1.500 ms: # 4. M6 20-120x1 at 117 kHz
                                                            fINT,
              1.500 ms: # 5. M3_20-040x2 at 103 kHz
                                                           Distinct
Zero Time
              1.500 ms: # 6. M1_40-040x2 at 91 kHz
                                                            MODE
              1.500 ms: # 7. M2 20-060x2 at 32 kHz
              1.500 ms: # 8. M5 40-080x1 at
                                             21 kHz
```


- Series of packets transmitted in zero time at 1.50 ms.
- Left up to driver, exactly when to apply the stimulus.
- Task writes out real time, tag, mode, and frequency.
- As expected, modes don't repeat—but frequency can.

Exercise #2: Faulty Mailbox



- This sequence BODY() task has hard-to-find logical bug.
- Recall: What is put in a mailbox is not an actual object.
- It is only the pointer to the object, like packet TX_PKT.

Answer #2: Robust Mailbox



Debugged BODY Task

- Reusing same packet will queue up same pointer 16x.
- Driver will apply only the last set of random stimuli!
- Solution: Move the **new** constructor inside the loop.

Summary: Sequence Object

- A. Can add one or more SEQUENCE components to an analog OOP testbench, to conform more to UVM.
- B. Optionally, parameterize the SEQUENCE class to control number of TRIALS, or other testing details.
- C. Sequence BODY() task creates the random stimuli, in untimed format, to be applied to DUT by a driver.
- D. An OOP testbench is quite adequate for stand-alone analog IP. Migrate to UVM for large, complex SOCs.


scientific analog

§4: Driver and Monitor

- Driver Architecture
- Virtual Interface Explained
- Driver APPLY_SINE() Task
- Monitor SAMPLE_PPA() Task



Driver Architecture



- In Part 1, the driver object created the random stimuli.
- Now, it merely receives packets from sequence object.
- Extracts fields from packet, then applies them to DUT.

Virtual Interface Explained


```
class DRIVER #(int TRIALS = 16);
//Interface to fixture port:
                                        vDIF(Virtual)
  virtual BAND IF vDIF; //Null.
//Call from ENV_MOD task BUILD:
                                                  DRV
  function new(
    mailbox SEQ2DRV_arg, . . .
                                                  to FIXTURE
                                        DIF
    virtual BAND_IF DIF_arg
                                      (Actual)
  ); . . . .
                                                   Actual -
    vDIF = DIF arg; //Virtual.
                                //From task ENV MOD.BUILD: ▶
  endfunction: new
                                   DRV = new(SEQ2DRV,... DIF);
endclass: DRIVER
```

- A class cannot instantiate a hardware interface bus.
- Instead it declares a virtual abstraction vDIF of bus BAND_IF.
- When DRV is built, actual DIF is passed to virtual vDIF.

Driver APPLY_SINE() Task

```
//Call from ENV_MOD test suite:
task APPLY_SINE();
for(«Loop for TRIALS»)
begin:DRIVE_LOOP
   TX_PKT = new();
   SEQ2DRV.get(TX_PKT);
//Apply stimuli to DIF:
   @(posedge vDIF.PKT_CLK);
   vDIF.TAG = TX_PKT.TAG;
   vDIF.MODE = TX_PKT.MODE;
//DIF.fREAL = TX_PKT.fREAL;
```

```
//Send packet to SCB:
    DRV2SCB.put(TX_PKT);
    $write(«packet data»);
    end: DRIVE_LOOP
endtask: APPLY_SINE
```



Virtual Interface

- Driver task can now refer to virtual vDIF, and its signals.
- Applies sequence packet fields to appropriate signals.
- Task is aware of DUT-specific timing and signal names.

Monitor SAMPLE_PPA() Task

```
task SAMPLE_PPA();
                                      //Send packet to SCB:
 @(posedge MIF.PKT_CLK);
                                        MON2SCB.put(RX_PKT);
 for(«Loop for TRIALS»)
                                        $write(«packet data»);
  begin:SAMPLE LOOP
                                            SAMPLE LOOP
                                      end:
   RX_PKT = new();
                                    endtask: SAMPLE PPA
 //Sample just after edges:
                                               Responses Sampled
   @(vMIF.TOCK) #(tSAMPLE); //μs.
   RX PKT.PPA IN = vMIF.PPA IN;
                                  MIF.TOCK:
   RX_PKT.PPA_OUT = vMIF.PPA_OUT;
 //Collect coverage metrics:
                                   PKT_CLK:
    CVG.sample;
```

- Monitor organized like the driver, with virtual **vMIF** bus.
- Samples **vMIF** signals, reassembling them into packets.
- Task is aware of hardware timing; allows settling time.


scientific analog

§5: The Scoreboard

- Scoreboard Architecture
- Table Selection Code
- Sample Look-Up Table
- SPICE-Generated Tables
- Array Look-Up Function
- Scoreboard Transcript



Scoreboard Architecture



- Scoreboard must compare actual gain versus expected.
- Expected response for any mode is in a look-up table.
- Table is first selected by calling SEL_TABLE(RX_MODE).

Table Selection Code

```
//Look-up table type:
  typedef
  //Volts
                  kHz:
    real AA_t [int];
//Unpacked array of tables:
  AA_t GOLD_REFS[8] = '{
    0: GOLD REF 0,
    7: GOLD REF 7
                           10: 0.047
                           11: 0.051
  };
                           12: 0.05\overline{5}
                          120: 0.058
   Array of Tables
```

```
function AA_t SEL_TABLE(MODE);
  case (MODE) inside
    \M0 40-060x2 :
      return(GOLD_REFS[0]);
    M1_40-040x2:
      return(GOLD_REFS[1]);
    \M7 20-080x1 :
      return(GOLD_REFS[7]);
    endcase
                               10: 0.047
endfunction: SEL_TABLE
                               11: 0.052
                               12: 0.056
          Look-Up Table 0
                              120: 0.082
```

- From monitor's RX_PKT, the current mode is extracted.
- A case statement returns look-up table for that mode.
- Now, AA_t variable GOLD_REF holds the correct table.

Sample Look-Up Table

```
/* Associative array:
                                             12 kHz
         * Format: '{fINT: Vout, ...}
Integer
                                                            56 mV
Index
(kHz)
          real GOLD_REF_0[int] = '{
                                                      DUT
                                              0000
            int'( 10.00000): 0.047_9123,
            int'( 11.00000): 0.052 2140,
                                            Mode 0
                                                       Filter AC
            int'( 12.00000): 0.056_3879,
                                                       Response
            int'(119.00000): 0.083 2204,
                                                   Real
            int'(120.00000): 0.082 7318,
                                                  Output
                     default: 0.000 0000
                                                  (Volts)
          };
```


- An associative array is convenient for a look-up table.
- Allows even noncontiguous frequency-response data.
- For 12 kHz input, GOLD_REF_0 expects ~56 mV output.

SPICE-Generated Tables

```
.TITLE Bandpass Filter
                                //Associative array:
***** ac analysis ***
                                //Format: '{fINT: Vout, ...}
freq voltage m
                                  real GOLD REF 7[int] = '{
                                    int'( 10.00): 0.045_0836,
  10.00k 45.0836m
  11.00k 48.4755m
                                    int'( 11.00): 0.048 4755,
  12.00k 51.6305m
                                    int'( 12.00): 0.051_6305,
 117.00k 54.8377m
                                    int'(119.00): 0.054_2188,
                        awk
                                    int'(120.00): 0.053_9132,
 118.00k 54.5270m
                        Script
 119.00k 54.2188m
                                         default: 0.000 0000
         53.9132m
 120.00k
                                  };
```

- Ran **HSPICE** linear AC analysis for frequency response.
- One .lis file is generated for each mode; a total of 8.
- Raw data converted by script to a SystemVerilog array.


Array Look-Up Function



- With selected table in GOLD_REF, we visit every index.
- Scan for the least delta, remembering the best index.
- Return GOLD_REF[fBEST] as the expected amplitude.

Scoreboard Transcript

```
/* Compute expected filter gain from
* amplitude returned by GOLD_VOUT():
*/
GOLD_REF = SEL_TABLE(RX_MODE);
gEXPECT = GOLD_VOUT(fINT)/0.100;
ERR_ABS = gACTUAL - gEXPECT;
```



From XMODEL Transcript

```
<Score: TX(15)==RX(15)> M0_40-060x2  @84 kHz
gACTUAL: PPA_OUT/IN = 0.20859447/0.200 = 1.04297233
gEXPECT: SCB.GOLD_VOUT( 84 kHz)/0.100 = 1.02609800
|ERROR|: gACTUAL - gEXPECT = 0.01687433
```

- Then expected gain = table look-up ÷ SPICE amplitude.
- Works even for a noncontiguous frequency response.
- Across packets, worst-case error only 1 or 2% of SPICE.

scientific analog

§6: Bypass/Power-Down

- Four Descriptive States
- Extended Test Sequence
- Driving the Control Bits
- Summary: Extended Test




Four Descriptive States

```
//Define four DUT control states:
  typedef
  enum bit [1:0] {
    FILTER = 2'b00, //Normal operation.
    BYPASS = 2'b11, //Bypass/power-down.
    WAIT_1 = 2'b10, //One power-up cycle.
    RESUME = 2'b01 //Resume operation.
} STATE_t;

Imported from GOLD_PKG where needed.
```

- Extend basic test sequence—add bypass and recovery.
- First do TRIALS iterations in the normal filtering mode.
- Then bypass DUT for a few cycles, and power up again.
- Resume filtering a few more cycles to check recovery.

Extended Test Sequence



- Arbitrarily set INACTV to 5 (4 BYPASS + WAIT_1) cycles.
- Followed by a RESUME cycle, which preserves last TAG.
- Wrap up with 3 FILTER cycles, which add to coverage.

Driving the Control Bits

```
//Drive CTRL from MODE and STATE:
                                                       Fixture
               always @(posedge FREQ IN.PKT CLK)
                 case (STATE)
                   BYPASS: begin
Bypass
                                                          TRIALS
                     CTRL[3] = 1'b1;
 Mode
                     CTRL[2:0] = «default»; end
                                                       FILTER
                   WAIT 1: begin
Powering
                     CTRL[3] = 1'b0;
                                                               RESUME
Up Again
                     CTRL[2:0] = «default»; end
                                                         BYPASS
                   «RESUME case item»
                                                   INACTV-1
                   FILTER: begin
                     CTRL[3] = 1'b0;
                     CTRL[2:0] = MODE; end
                                                    Inactive
                 endcase
                                                     States
```

Code

- Organizing the code by state made the details clearer.
- The CTRL bits drive DUT inputs {ctl_byp,...,ctl_c2}.

WAIT 1

Summary: Extended Test

- A. Bypass and recovery modes were not randomized, but coded as a directed test case, using convenient parameters TRIALS and INACTV (default: 5 cycles).
- B. Four descriptive states defined, to better organize code as DUT was bypassed, then powered back up.
- C. During bypass and recovery, collection of coverage metrics must be suspended using **iff** clause [§8].
- D. Critical design properties can still be checked during the bypass cycles, using analog assertions [§7].


scientific analog

§7: Analog Assertions

- Viewing Analog Assertions
- An Assertion Subcircuit
- Analog Assertion Plan
- Asserting Voltage, Current
- Using Assertion Defaults




Viewing Analog Assertions



- SystemVerilog assertion (SVA) syntax is rich, growing.
- Assertions complement any self-checking testbench.
- Why not use analog assertions to verify key properties?

An Assertion Subcircuit



- A few measurement primitives were added to fixture.
- No language extensions such as Verilog-AMS required.
- Thus XMODEL has no slow-down due to co-simulation.

Analog Assertion Plan

	Analog/Mixed-Signal Assertions for Filter Properties								
Assertion Label		Variable Checked	Antecedent Condition	Property Expression	XMODEL Primitives				
Voltage {	CK_BIAS	Vbn (nMOS Bias)	RST deasserted	Vbn = 700 ± 50 mV	xreal_ to_real				
Current {	CK_LEAKG	Idd (Leakage)	STATE==BYPASS	Idd(max) ≤ 5 nA	iprobe, meas_max				

Optional Trigger Condition:

- Start checks in same cycle: |->
- Start checks in next cycle: |=>

Info: **Scientific Analog** website, **xmodel** button. See FEATURE 2: scianalog.com/xmodel

- Highly localized; a failure leads right to hardware bug.
- Catches predictable issues, such as polarity mismatch.
- Document DUT-specific assumptions like invalid state.
- Access purely analog design features, like a rise-time.

Asserting a Bias Voltage

LRM Clause 16.6:
Boolean Expressions
Subexpression can be of any type, as long as the overall expression still evaluates true or false.

SVA Code in Fixture

- First define the property BIASING_PRO, then assert it.
- Checking is only triggered after RST falls to inactive.
- Thereafter, checking is at every posedge of PKT_CLK.

Asserting Leakage Current

```
//Check leakage current in bypass:
   property LEAKAGE_pro;
    @(posedge FREQ_IN.PKT_CLK)
        $rose(STATE == BYPASS) |=>
        IDD < 5e-9;        //Inject a failure.
   endproperty: LEAKAGE_pro

CK_LEAKG: assert property (LEAKAGE_pro)
        «Report pass; else report failure.»</pre>
```

Injected Failure:

A reported failure, or a red arrow in Wave View, pinpoints exact locale of the underlying bug.

SVA Code in Fixture

```
//Example of a sequence expression:
  (IDD < 5e-9) throughout (STATE==BYPASS)[*4];</pre>
```

- Can defer checking to next cycle to allow settling time.
- Seamlessly integrates with a full range of SVA syntax.
- Define a chain of events using the sequence keyword.

Using Assertion Defaults

```
//Default clocking for assertions:
   Empty
                 clocking CB
  Clocking
                   @(posedge FREQ_IN.PKT_CLK);
  Block CB
                 endclocking: CB
                                                          Prevents
                                                          Checking
               - default clocking CB;
                                                          During an
               //Disable checking during a reset:
                                                           Asynch
Default Clock
                 default disable iff (FREQ_IN.RST);
for Assertions
                                                            Reset
Within Scope
               //Check leakage current in bypass:
                 property LEAKAGE pro;
                                                       SVA Code
                   @(posedge FREQ_IN.PKT_CLK)
                     $rose(STATE == BYPASS) |=>
                                                       in Fixture
 Omit Clock
                 endproperty: LEAKAGE_pro
 in Property
```

- Assertions can share default clock edge, and a disable.
- More concise, when you're writing multiple properties.

scientific analog

§8: Functional Coverage

- A Basic Coverage Group
- Frequency Coverage Map
- Enhanced Coverage Group
- Functional Coverage Stats
- Cross-Coverage Map
- Tactic: In-Line Constraint
- Brute-Force Approach
- Summary: Coverage




A Basic Coverage Group


```
Direct Access
               //Coverage of frequency only:
                                                         to Monitor
                 covergroup CVG;
Embedded
                                                         Properties
                 //Applied input-frequency bins:
in Monitor
                   FREQ_cvg: coverpoint RX_PKT.fINT
   Class
                       bins B10 = \{[10:19]\};
                                                         Partition
                       bins B20 = \{[20:39]\};
Each Bin Must
                                                        Frequency
                       bins B40 = \{[40:59]\};
Be Populated
                                                         Range of
                       bins B60 = \{[60:79]\};
 During a Run
                                                        10-120 kHz
                       bins B80 = \{[80:99]\};
                                                        into 6 Bins
                       bins B100 = \{[100:120]\};
                 endgroup: CVG
                                              //Collect metrics:
                                                CVG.sample;
```

- In Part 1, only the analog frequency was randomized.
- A coverpoint tells VCS to compile coverage statistics.

Frequency Coverage Map



unix> \${VCS_HOME}/bin/urg -dir simv.vdb



- This simulation ran for 20 trials, easily achieving 100%.
- Every bin, shaded in green, has population of at least 1.
- Data was extracted from a VCS unified coverage report.

Enhanced Coverage Group (1/2)

```
//Cross-coverage of mode, frequency:
                covergroup CVG;
 Name of
Cover Point
                  FREQ cvg: coverpoint RX PKT.fINT
Used in urg
                    iff (
                                                       Don't Sample
                      RX_PKT.STATE == FILTER ||
                                                       in Bypass or
                      RX PKT.STATE == RESUME )
                                                        Wait States
                      bins B10 = \{[10:19]\};
                      bins B20 = \{[20:39]\};
One Group
Can Specify
                      bins B80 = \{[80:99]\};
 Multiple
                      bins B100 = \{[100:120]\};
Cover Points
```

- In Part 2, we also randomized the digital mode word.
- Let's add a cover point for MODE to the same group.


Enhanced Coverage Group (2/2)

```
Direct Access
 to Monitor
                  //Applied input-mode values:
 Properties
                    MODE cvg: coverpoint RX PKT.MODE
                      iff (
                                                          Sample Only
                        RX_PKT.STATE == FILTER ||
                                                           in Normal
                        RX PKT.STATE == RESUME
                                                           Operation
  Cartesian
                  //Cross-coverage:
                                     MODE x fINT
Cross-Product
                    CROSS_cvg:
                                                              List of
 (All Possible
                      cross MODE cvg, FREQ cvg;
                                                           Cover Point
Combinations)
                                                              Names
                  endgroup: CVG
```

- Covering all 8 modes is easy. But what about $f \times MODE$?
- Keyword cross tells VCS to compile a 2-D histogram.
- Now there are 6x8=48 histogram bars, or bins, to fill.

Functional Coverage Stats

unix> \${VCS_HOME}/bin/urg -dir simv.vdb



- Individual coverage of frequency and of mode is 100%.
- But cross coverage is only 65%, after a run of 40 trials.
- Recall that default rand yields a uniform distribution.

Cross-Coverage Map

Frequency Bins

Metrics:

Trials = 40 + 4 Covered = 31 Total Bins = 48 Coverage = 65%

×	MO	M1	M2	M3	M4	M5	M6	M7		
B10	3	0	2	0	0	1	0	1		
B20	0	0	1	1	1	1	1	0		
B40	0	1	1	0	2	0	1	1		
B60	0	1	0	2	1	0	0	1		
B80	2	4	1	1	2	2	1	1		
B100	1	0	0	1	0	1	3	1		

Mode Bins


Extracted from VCS urgReport

Chance of Filling Cell: 1/48, or 2%

 \sum_{cells} = 44 trials

- A low probability to hit any one cell—e.g. (B20, M7).
- Elegant solution: try various SystemVerilog tactics.
- Brute-force solution: keep simulating for ~200 trials.

Tactic: In-Line Constraint (1/2)



- Can add extra constraints in line with .randomize call.
- Tactic attempts to fill up three specific bins still empty.
- A valid approach—but in this case causes fatal conflict.

Tactic: In-Line Constraint (2/2)

```
Packet
Object

Packet
Object

Packet
Object

RUN-TIME ERROR:
Solver failed when solving this set of constraints:

MODE_t USED[1] = '{\M0_40-060x2 };

constraint XCLUDE_con {
    !(MODE inside {USED});
}

constraint WITH_CONSTRAINT { //Unnamed constraint.
    MODE == \M0_40-060x2 ;
}


Reference: Dave Rich (Siemens/Mentor),
SystemVerilog Constraints: What You Forgot in School
```

- Solver considers all constraints at once; no prioritizing.
- Can conflict—especially if specified in multiple objects.
- Mode MO was in USED queue when we tried to reuse it.
- Solver issued this run-time error, for the packet #178.

Brute-Force Approach



Random Seed: 3947



STATISTICS

Total packets run: 180 tested; 180 matching; 0 mismatch.

Worst gain error: 0.01727394

*** XMODEL/VCS simulation ***

started at: 23:34:41 ended at : 23:35:22 total time: 00:00.41 Simulation Wall Time:

~41 sec

Summary: Functional Coverage

- A. Verification teams can ensure complete coverage of key features of a digitally-controlled analog DUT.
- B. The XMODEL verification flow enables seamless integration of functional coverage constructs.
- C. Compatible with all of SystemVerilog's coverage syntax: coverpoint, cross, sample, bins, iff, with....
- D. Speed of XMODEL simulations makes brute-force iteration— e.g. 10³ analog DUT trials—practical.


scientific analog

§9: Environment Module

- Environment Architecture
- Top-Level Test Suite
- Sample Transcript



Environment Architecture



- In UVM, top-level environment is a class, like uvm_env.
- For simplicity, we've used a top-level module ENV_MOD.

Top-Level Test Suite

```
initial
                                    //Check phase:
begin:SUITE
                                      SCB.SCORE_PACKET();
                                      @(posedge PKT CLK) $finish;
//Build phase:
  BUILD();
                                    end:
                                          SUITE
                        UVM-Like
//Run phase:
                         Phases
  wait(!RST);
  SEQ.BODY();
                                XMODEL Manifest File (man.f):
  fork
                                --simtime 200ms
    DRV.APPLY_SINE();
                                --sim-option -assert quiet --
    MON.SAMPLE_PPA();
                                --sim-option +ntb random seed=3947 --
  join
                                --logfile RUN-3947.log
```

- Test suite first constructs all OOP components, at 0 ms.
- After reset, generates sequence by calling task BODY().
- Applies DUT inputs; concurrently samples its outputs.
- Finally, it scores the packets sent from driver, monitor.

Sample Transcript

Random Seed: 3947

```
186.605 ms: \langle Score: TX(179) = RX(179) \rangle M6 20-120x1, 34 kHz
    gACTUAL: PPA OUT/IN = 0.16768778/0.200 = 0.83843891
    gEXPECT: SCB.GOLD VOUT( 34 kHz)/0.100 = 0.83368500
    |ERROR|: gACTUAL - gEXPECT (absolute) = 0.00475391
186.605 ms: \langle Score: TX(180) = RX(180) \rangle M3_20-040x2, 64 kHz
    gACTUAL: PPA OUT/IN = 0.20078843/0.200 =
                                               1.00394215
    gEXPECT: SCB.GOLD VOUT( 64 kHz)/0.100 = 0.99510200
    |ERROR|: gACTUAL - gEXPECT (absolute) = 0.00884015
186.605 ms: Finish SCORE PACKET...
187.000 ms: STATISTICS
Total packets run: 180 tested; 180 matching; 0 mismatch.
Worst gain error: 0.01727394
```

- Transcript shows scoring for last two of 180 packets.
- Just alter random seed for different sequence of data.
- Thus, you reuse same OOP code for dozens of tests.

scientific analog

§10: Guidelines

- Guidelines 1–4
- Guidelines 5–9
- Guidelines 10–12

Note:

For easier reference, the relevant slide numbers have been indicated in boldface in square brackets—e.g., slide [50].



Guidelines 1–4

- Develop a simplified DUT macro model to debug testbench in early OOP/UVM/DUT development.
- Encapsulate XMODEL elements in a fixture module, including xreal signals; concurrent assertions [28].
- 3. For maximum code reuse, put stimulus generation and randomization into an untimed sequence analogous to class uvm_sequence_item [32].
- 4. Fork the APPLY_SINE and MONITOR_PPA tasks, to measure PPA_OUT while fREAL is still applied [74].

Guidelines 5–9

- Use a static queue to get cyclic-random behavior, when limitations on randc are encountered [22].
- 6. Specify random seed on the command line [74].
- Embed cover groups within a monitor class. Must still be instantiated to collect coverage data [62].
- Avoid oversampling of coverage with iff clause

 —for example, while DUT is powered down [64].
- Use cross-coverage of two (or more) random variables, to check on key corner cases [65].

Guidelines 10-12

- 10. Suppress excessive assertion reporting, using simulator-specific options [74].
- 11. Use default disable clause for assertions, under conditions like active asynchronous reset [60].
- 12. Enumerate DUT control variables or states, using **enum**. Coverage bins are automatically labeled with the enumerated names [**50**].

References:

C. Dančak, ResearchGate, SystemVerilog OOP Testbench...Analog Filter, Part 1 & 2.

```
www.researchgate.net/publication/ 346061868_SystemVerilog_OOP_Testbench_for_Analog_Filter_A_Tutorial_Part_1
```


350412143_SystemVerilog_OOP_Testbench_for_Analog_Filter_A_Tutorial_Part_2

Final Summary

- This talk addressed how to write an OOP-style SystemVerilog testbench for a digitally-controlled analog DUT
- The testbench seamlessly integrates all language constructs of SystemVerilog — class components, interface bus, constrained randomizations, assertions, coverage, etc.
- XMODEL offers primitives for modeling analog circuits, generating stimuli, and checking results within SystemVerilog and provides 10~100x faster speed than RNV and SPICE-level accuracy

Resource List

- Watch again the pre-recorded videos of this webinar: <u>https://youtu.be/gLfTYCLbjgM</u>
- Read tutorials and try with the examples: https://www.scianalog.com/webinar/20210625
- Learn more about XMODEL: <u>https://www.scianalog.com/xmodel</u>



Thank you!