



# A UVM SystemVerilog Testbench for Directed & Random Testing of an AMS LDO Voltage Regulator

## Charles Dančak, Betasoft Consulting, Santa Clara




Betasoft  
Consulting




# Verify an LDO Regulator's Functions

2



- Eight Directed Tests:**
- Line/load regulation.
  - Line/load transient.
  - PSRR (hum); IDDQ.
  - Trim VOUT in steps.
  - Control modes.




## LDO Regulator Specs

Test Type	Design Requirement
LINE_REGLN	$ \Delta V_{OUT} / \Delta V_{DD18}  \div 1.8 \leq 5\% / V$
...	...
PSRR_RATIO	$20 \log(H_{UMout}/H_{UMin}) \leq -5 \text{ dB}$
IDDQ_LEVEL	$I_{DDQ} \leq 1000 \mu A$
LINE_TRANS	V <sub>over</sub> , V <sub>under</sub> $\leq 100 \text{ mV}$
LOAD_TRANS	

```
~/LDO/150  
524 UVM_INFO UVM_CDNS-1.2/sv/src/base/uvm_objection.svh  
525 @ 21.950 ms: reporter [TEST_DONE] proceed to 'extract'  
526  
527 <Scorecard (SCD) for RAND_TRANS Test Suite >  
528  
529 1: LINE_TRANS: 15.67839 mV PASS  
530 2: LINE_TRANS: 278.73296 mV FAIL  
531 3: LOAD_TRANS: 25.41294 mV PASS  
532 4: LOAD_TRANS: 57.61085 mV PASS  
533 5: LINE_TRANS: 79.06746 mV PASS  
534 6: LOAD_TRANS: 46.00126 mV PASS  
535 7: LINE_TRANS: 164.67493 mV FAIL  
536 8: LINE_TRANS: 335.82871 mV FAIL  
537 9: LOAD_TRANS: 19.11920 mV PASS  
538 10: LINE_TRANS: 105.49742 mV FAIL  
539  
540 RAND_TRANS Test Failures: 4  
541 RAND_TRANS Test TRIALS: 10  
542  
"RAND_TRANS.log" 581L, 17608B written
```

## Sequence Transcript

# UVM Testbench Organization



# LDO Voltage Regulator DUT


Unregulated  
Line [ $\sim 1.8$  V]

- LDO Modes:**
- DUT Bypass
  - Retention
  - V<sub>OUT</sub> Trim
  - Regulation

```

~/LDO/150
module LDO_CORE(...);
pmosfet #(W(3.2e-05), .L(1.8e-07), .vth(0.6) ...) ...;
resistor #(R(5500)) R13(.pos(VOUT), .neg(Vfbk));
capacitor #(C(2e-08)) C12(.pos(VOUT), .neg(VSS));
endmodule

```



DUT is modeled in pure SystemVerilog, using parameterized XMODEL primitives.

# Enumerated Type Specifies Active Test

5

Idle After  
Each Test

Individual  
Directed  
Tests

Random  
Sequence

Voltage Regulator Test Types		
Code	Test Type	Analog Quantity Measured
4'h0	IDLE_SUITE	Default enumerated test type.
4'h1	LINE_REGLN	$\Delta V_{OUT}$ , as $V_{DD18}$ varies from min to max over input range.
4'h2	LOAD_REGLN	$\Delta V_{OUT}$ , as $I_{LOAD}$ varies from max to min over load range.
4'h3	PSRR_RATIO	Rejection of 10-kHz input hum.
4'h4	IDDQ_LEVEL	Quiescent $IDDQ$ under low load.
4'h5	LINE_TRANS	$V_{OUT}$ overshoot, undershoot.
4'h6	LOAD_TRANS	$V_{OUT}$ undershoot, overshoot.
4'h7	TRIM_LEVEL	Trimmed $V_{OUT}$ levels [ $n = 1\text{--}16$ ].
4'h8	CTRL_MODES	$V_{OUT}$ for ENA, RET, BYP modes.
4'h9	RAND_TRANS	Run LINE_TRANS, LOAD_TRANS tests in a random sequence.

/\* ENUMERATED TEST\_TYPE

\* Declared in package TYPES.

\*/

typedef

enum bit [3:0] {

//-Test Type- -Code-

IDLE\_SUITE = 4'h0, //Default.

LINE\_REGLN = 4'h1,

LOAD\_REGLN = 4'h2,

PSRR\_RATIO = 4'h3,

IDDQ\_LEVEL = 4'h4,

LINE\_TRANS = 4'h5,

LOAD\_TRANS = 4'h6,

TRIM\_LEVEL = 4'h7,

CTRL\_MODES = 4'h8,

RAND\_TRANS = 4'h9

} TEST\_TYPE\_t;

Testbench-Wide  
Test Types

```
~/LDO/150 - X
task APPLY_LINE_REGLN_tf(. . .);
//Test-related variables:
TEST_TYPE_t TEST_TYPE; █

//Specify this task's test type:
TEST_TYPE = LINE_REGLN;
```

Set Active Test

# A Driver-Side Command Task

6

# Factory Driver Calls This Task

## Test-Specific Factory Driver

# Sets Test to **LINE REGLN**

# Driver Activity During a Cycle

## Factory Replacement

```
8.3.1.4.1 set_inst_override_by_type and set_inst_override_by_name

    pure virtual function void set_inst_override_by_type (
        uvm_object_wrapper original_type,
        uvm_object_wrapper override_type,
        string full_inst_path
    )
```

83  
Copyright © 2017 IEEE. All rights reserved.

# Test-Related Command

```
//TRIGGER_EVENT() command code:  
#tSETTLE; //Analog settling time.  
E[I].trigger(); //Trigger UVM event.  
TRIG_TIME = E[I].get_trigger_time();  
uvm_report_info(...);
```


Driver-side command task applies test-specific stimuli to DUT for a directed test.



# Analog Sources and Meters

7

Select  
Line  
Input




Fixture instantiates XMODEL primitives: **dc\_gen**, **select**, adjustable **res\_sw**, ...

# Sending Events Across the Testbench

8

Driver Task  
Triggers Each  
UVM Event




Declare Events:

```
//Declare array of events:
uvm_event E[0:3];
foreach (E[J])
//Get event pointers:
E[J] = uvm_event_pool::get_global(J);
```

Detect Active Test

Global UVM event array provides crisply-synchronized stimulus/response timing.

# Random Line/Load-Transient Sequence 9



DUT may pass each directed test—yet fail to regulate under consecutive tests.

# Generating the Alternating Sequence 10

```
//RAND_TRANS constructor:  
function new(. . .);  
. . . . .  
//Generate random ORDER of test types:  
for (int I = 1; I <= TRIALS; I++)  
begin:RS_LOOP  
    randsequence(TRANSIENT)  
        TRANSIENT: RS_LINE_TRANS := 7  
        | RS_LOAD_TRANS := 3;  
        RS_LINE_TRANS: {ORDER[I] = LINE_TRANS;};  
        RS_LOAD_TRANS: {ORDER[I] = LOAD_TRANS;};  
    endsequence  
end: RS_LOOP  
endfunction: new
```

Two Rules {

Rule's Action:  
Append test type.

Loop

Top-Level Test Class

```
/* FACTORY RAND_TRANS_DRIVER CODE  
* Alternate two driver command tasks  
* in prescribed randsequence ORDER:  
*/  
foreach (ORDER[T]) —————— Same Array  
begin:XORDER  
    «get_next_item(DRV_PKT)»  
    . . . .  
    //Command task by type:  
    case (ORDER[T])  
        LINE_TRANS:  
            APPLY_LINE_TRANS_tf(...);  
        LOAD_TRANS:  
            APPLY_LOAD_TRANS_tf(...);  
    endcase  
    . . . .  
end: XORDER
```

Passed to DRV, MON


Alternate Tests }

Loop shown builds a random array ORDER of alternating line or load test types.

# Simulated RAND\_TRANS Results

11

```
~/LDO/150
601 UVM_INFO UVM/CDNS-1.2/sv/src/base/uvm_objection.svh
602 @ 21.950 ms: reporter [TEST_DONE] proceed to 'extract'
603
604 <Scorecard (SCD) for RAND_TRANS Test Suite >
605
606 1: LINE_TRANS: 70.27934 mV PASS
607 2: LOAD_TRANS: 73.82639 mV PASS
608 3: LINE_TRANS: 26.06578 mV PASS
609 4: LINE_TRANS: 26.06399 mV PASS
610 5: LOAD_TRANS: 78.10793 mV PASS
611 6: LINE_TRANS: 81.84011 mV PASS
612 7: LINE_TRANS: 53.83566 mV PASS
613 8: LOAD_TRANS: 24.41048 mV PASS
614 9: LINE_TRANS: 140.66471 mV FAIL
615 10: LINE_TRANS: 82.23655 mV PASS
616
617 RAND_TRANS Test Failures: 1
618 RAND_TRANS Test TRIALS: 10
619
"RAND_TRANS-a.log" 659L, 20956B written
```



```
~/LDO/150
524 UVM_INFO UVM/CDNS-1.2/sv/src/base/uvm_objection.svh
525 @ 21.950 ms: reporter [TEST_DONE] proceed to 'extract'
526
527 <Scorecard (SCD) for RAND_TRANS Test Suite >
528
537 1: LINE_TRANS: 15.67839 mV PASS
538 2: LINE_TRANS: 278.73296 mV FAIL
539 3: LOAD_TRANS: 25.41294 mV PASS
540 4: LOAD_TRANS: 57.61085 mV PASS
541 5: LINE_TRANS: 79.06746 mV PASS
542 6: LOAD_TRANS: 46.00126 mV PASS
543 7: LINE_TRANS: 164.67493 mV FAIL
544 8: LINE_TRANS: 335.82871 mV FAIL
545 9: LOAD_TRANS: 19.111920 mV PASS
546 10: LINE_TRANS: 105.49742 mV FAIL
547
548 RAND_TRANS Test Failures: 4
549 RAND_TRANS Test TRIALS: 10
550
"RAND_TRANS-b.log" 581L, 17606B written
```

-svseed 9437


-svseed 3947

Varying random seed changes ORDER, and may yield more failures: 4 of 10 trials.

# Conclusions and Questions

12

- Analog/mixed-signal DUT has been verified by a UVM-compliant testbench, including eight low-level benchtop-style tests, and a random-order test suite.



- Isolated UVM components from test-specific details via factory and other tactics.
- Reached unanticipated corner cases by randomly alternating transient tests. Generated alternating series using `randsequence` to build a test-type array.
- XMODEL-based flow verified AMS DUT with standard UVM testbench—entirely in SystemVerilog, using a commercial logic simulator such as Xcelium.

[Click to download UVM testbench code package!](#)