PRIMITIVE OF THE MONTH
interp_xbit
This primitive models a digital buffer stage, of which output transition time is determined by a weighted interpolation of the two inputs' arrival times.
March 2020
MODEL OF THE MONTH
Digital phase interpolator
Check out how you can model a digitally-controlled phase interpolator stage found in many clock-and-data recovery (CDR) circuits by combining the 'interp_xbit' and 'dac' primitives.
TIP OF THE MONTH
How to model a phase interpolator stage that operates over a wide frequency range
Learn how to use an 'interp_var_xbit' primitive to model a phase interpolator that operates over a wide frequency range.
Latest Issues
November 2025
Checking the Settling of an Analog Signal, Handling Inherited Nets with Legacy SPICE Netlisters, and More
October 2025
A UVM Testbench for Worst-Case Analysis Using Bayesian Optimization and More
September 2025
XMODEL at DVCon Europe, Evaluating Transceivers with Multi-Drop Channels, and More
August 2025
Modeling Variations in ReRAMs, Supporting RNM Nettypes, and More
July 2025
Analyzing the Power-Saving Benefits of DBI Encoding for High-Speed Transceivers and More