GLISTER provides the rich set of XMODEL primitives as schematic symbols and can netlist them into SystemVerilog models. Hence, writing models with GLISTER simply means placing primitive symbols on a schematic and connecting them with wires. No coding is necessary! Composing models with GLISTER is even easier with the on-line documentations integrated into the Cadence Virtuoso Design Environment.
GLISTER understands that your schematic models may contain different types of signals connecting digital and analog components, such as wire, real, xbit, and xreal. When netlisting the schematics into SystemVerilog models, GLISTER can automatically determine the proper type of each signal and insert type-coercing connectors as necessary.
When both circuit and model views co-exist in the design hierarchy, GLISTER prepares necessary files for XMODEL-SPICE co-simulation, including the SystemVerilog model files, SPICE/Spectre netlists, and mixed-signal simulation control files. The view for each cell or instance can be selected using the Cadence Hierarchy Editor. The GLISTER Testbench Editor provides a uniform interface to different simulators including Synopsys's VCS and XA and Cadence's NCVerilog and APS.
With GLISTER's Testbench Editor, you can define XMODEL testbenches as cellviews in the Cadence design database, specifying the simulation options, hierarchy configurations, extra source files, etc., all using a graphical user interface. Also, each testbench cellview can be exported as a simulation directory containing a Makefile and source files, allowing batch processing from the command line.
GLISTER also serves as a GUI front-end for MODELZEN, enabling you to auto-generate models from circuits just with a single mouse click! With GLISTER, you can assign custom MODELZEN properties to individual pins or instances on a schematic, tailoring the way the model is generated. For instance, you can change the data type of each I/O port or adjust the accuracy level of each instance model. GLISTER can also import the generated models into the Cadence design database and maintain the models up-to-date.
All the trademarks used in this page are the property of their respective holders.