Build a top-down model of a phase-locked loop (PLL) in schematic forms.
Auto-extract a bottom-up model from a PLL circuit and run its simulation.
