Researchers at Sungkyunkwan University used XMODEL to evaluate the system-level performance of transistor-level mixed-signal PIM circuits, achieving simulation speeds >300x faster than SPICE.
For fast and accurate event-driven simulation of analog circuits in SystemVerilog, XMODEL performs Laplace-domain computations. How, then, does it handle nonlinear circuits?
You don't need a phase-locked loop (PLL) to filter the phase noise of an input clock. Using the 'clk_to_phase' and 'phase_to_clk' primitives, you can shape the phase noise with just a 'filter' primitive.
Season's Greetings, Checking a Clocked Comparator's Correct Output, and More
Checking the Settling of an Analog Signal, Handling Inherited Nets with Legacy SPICE Netlisters, and More
A UVM Testbench for Worst-Case Analysis Using Bayesian Optimization and More
XMODEL at DVCon Europe, Evaluating Transceivers with Multi-Drop Channels, and More
Modeling Variations in ReRAMs, Supporting RNM Nettypes, and More
