Primitive of the Month
probe_dc
This primitive lets you measure the DC transfer function of your circuit model in a single simulation run.
This primitive lets you measure the DC transfer function of your circuit model in a single simulation run.
Learn how to perform DC analysis on your model and plot its DC transfer function using the new 'probe_dc'
primitive and 'meas_dc'
script.
Check out how to model a SAR ADC made of a charge-redistribution DAC and successive approximation FSM.
This release introduces 'probe_dc'
primitive, adds multiprocessing support for UDMs, and generates parameterized symbol views for Verilog modules with variable port widths.
Silicon Photonics Simulation with XMODEL, Measuring I-V Curves, and More
Catching Elusive Voltage Spikes with Assertions, Modeling VCO with Extra Digital Inputs, and More
Modeling Delta-Sigma Digital-to-Analog Converters, XMODEL at DVCon US, and More
Modeling Mixed-Signal Processing-in-Memory Circuits, Filtering Phase Noise, and More
Modeling a Digital LDO, Tips on Modeling High-Pass Filters, and More