Primitive of the Month
probe_dc
This primitive lets you measure the DC transfer function of your circuit model in a single simulation run.
January 2021
Tip of the Month
Simulating the DC transfer characteristics of a circuit model
Learn how to perform DC analysis on your model and plot its DC transfer function using the new 'probe_dc' primitive and 'meas_dc' script.
Model of the Month
Successive approximation register (SAR) ADC
Check out how to model a SAR ADC made of a charge-redistribution DAC and successive approximation FSM.
XMODEL Release Updates
2021.01 Release
This release introduces 'probe_dc' primitive, adds multiprocessing support for UDMs, and generates parameterized symbol views for Verilog modules with variable port widths.
Latest Issues
November 2025
Checking the Settling of an Analog Signal, Handling Inherited Nets with Legacy SPICE Netlisters, and More
October 2025
A UVM Testbench for Worst-Case Analysis Using Bayesian Optimization and More
September 2025
XMODEL at DVCon Europe, Evaluating Transceivers with Multi-Drop Channels, and More
August 2025
Modeling Variations in ReRAMs, Supporting RNM Nettypes, and More
July 2025
Analyzing the Power-Saving Benefits of DBI Encoding for High-Speed Transceivers and More