Upcoming Event
Meet XMODEL at DAC 2022
Meet our experts in person and learn why XMODEL is the best way to verify analog circuits in SystemVerilog!

Meet our experts in person and learn why XMODEL is the best way to verify analog circuits in SystemVerilog!
This application note models the duty-cycle corrector presented by James S. Humble, et al., in their 2006 ISSCC paper.
Check out how to dump the time instants of the clock's transition edges into a text file for post-processing.
This primitive measures the time of each input event being triggered.
This release improves the XMODEL's stability of circuit-level simulation and the MODELZEN support for CDL-format netlists.
Analyzing the Power-Saving Benefits of DBI Encoding for High-Speed Transceivers and More
Measuring Open-Loop Transfer Function of DC-DC Converter, Extracting Charge-Pump Converter Models, and More
XMODEL at DAC 2025, Modeling an Asynchronous SAR-ADC, and More
Modeling NAND Flash Memory, Measuring Comparator's Offset, and More
Silicon Photonics Simulation with XMODEL, Measuring I-V Curves, and More