November 2020

ARTICLE OF THE MONTH

SystemVerilog OOP Testbench for Analog Filter: A Tutorial (Part 1)

Read this article and learn how to build an OOP-style testbench for analog circuits! Its hands-on example offers basic OOP concepts, testbench guidelines, and practical coding insights.

Learn more ➔

PRIMITIVE OF THE MONTH

meas_pp

This primitive measures the peak-to-peak value of a signal within a time interval.

Learn more ➔

TIP OF THE MONTH

Mapping UDMs in the technology configuration file

Here is how if you want to define UDM mapping within the technology configuration file.

Learn more ➔

MODEL OF THE MONTH

Slew-rate controlled driver

Check out how to model a driver circuit with variable rise/fall times.

Learn more ➔

Latest Issues

July 2025

Analyzing the Power-Saving Benefits of DBI Encoding for High-Speed Transceivers and More

June 2025

Measuring Open-Loop Transfer Function of DC-DC Converter, Extracting Charge-Pump Converter Models, and More

May 2025

XMODEL at DAC 2025, Modeling an Asynchronous SAR-ADC, and More

April 2025

Modeling NAND Flash Memory, Measuring Comparator's Offset, and More

March 2025

Silicon Photonics Simulation with XMODEL, Measuring I-V Curves, and More