November 2020

ARTICLE OF THE MONTH

SystemVerilog OOP Testbench for Analog Filter: A Tutorial (Part 1)

Read this article and learn how to build an OOP-style testbench for analog circuits! Its hands-on example offers basic OOP concepts, testbench guidelines, and practical coding insights.

Learn more ➔

PRIMITIVE OF THE MONTH

meas_pp

This primitive measures the peak-to-peak value of a signal within a time interval.

Learn more ➔

TIP OF THE MONTH

Mapping UDMs in the technology configuration file

Here is how if you want to define UDM mapping within the technology configuration file.

Learn more ➔

MODEL OF THE MONTH

Slew-rate controlled driver

Check out how to model a driver circuit with variable rise/fall times.

Learn more ➔

Latest Issues

March 2025

Silicon Photonics Simulation with XMODEL, Measuring I-V Curves, and More

February 2025

Catching Elusive Voltage Spikes with Assertions, Modeling VCO with Extra Digital Inputs, and More

January 2025

Modeling Delta-Sigma Digital-to-Analog Converters, XMODEL at DVCon US, and More

December 2024

Modeling Mixed-Signal Processing-in-Memory Circuits, Filtering Phase Noise, and More

November 2024

Modeling a Digital LDO, Tips on Modeling High-Pass Filters, and More