November 2020

ARTICLE OF THE MONTH

SystemVerilog OOP Testbench for Analog Filter: A Tutorial (Part 1)

Read this article and learn how to build an OOP-style testbench for analog circuits! Its hands-on example offers basic OOP concepts, testbench guidelines, and practical coding insights.

Learn more ➔

PRIMITIVE OF THE MONTH

meas_pp

This primitive measures the peak-to-peak value of a signal within a time interval.

Learn more ➔

TIP OF THE MONTH

Mapping UDMs in the technology configuration file

Here is how if you want to define UDM mapping within the technology configuration file.

Learn more ➔

MODEL OF THE MONTH

Slew-rate controlled driver

Check out how to model a driver circuit with variable rise/fall times.

Learn more ➔

Latest Issues

September 2024

XMODEL at DVCon Europe 2024, Modeling SRAM Array, and More

August 2024

Modeling PCIe Receiver Detection Circuit, Exporting XWAVE Analysis Results, and More

July 2024

Webinar on Silicon Photonics Modeling & Simulation, Modeling Nonlinear PAM4 Transmitters, and More

June 2024

XMODEL at DAC 2024, Modeling an Adaptive DFE Receiver, and More

May 2024

Modeling a Phase Interpolator with INL/DNL, Using PSL Assertions for Analog Checks, and More