Primitive of the Month
probe_dc
This primitive lets you measure the DC transfer function of your circuit model in a single simulation run.
January 2021
Tip of the Month
Simulating the DC transfer characteristics of a circuit model
Learn how to perform DC analysis on your model and plot its DC transfer function using the new 'probe_dc' primitive and 'meas_dc' script.
Model of the Month
Successive approximation register (SAR) ADC
Check out how to model a SAR ADC made of a charge-redistribution DAC and successive approximation FSM.
XMODEL Release Updates
2021.01 Release
This release introduces 'probe_dc' primitive, adds multiprocessing support for UDMs, and generates parameterized symbol views for Verilog modules with variable port widths.
Latest Issues
July 2026
Meet Diana, Scientific Analog's AI Booth Specialist at DAC 2026!
June 2026
Verifying NPUs with CIM, Optimizing Transmit Equalizers, and More
May 2026
Estimating Eye Openings and FFE/DFE Settings from Channel SBR
April 2026
Delay, Delay, Delay!
March 2026
EQCHECK, Adaptive Decision-Feedback Equalizer, and More