Primitive of the Month
probe_dc
This primitive lets you measure the DC transfer function of your circuit model in a single simulation run.
This primitive lets you measure the DC transfer function of your circuit model in a single simulation run.
Learn how to perform DC analysis on your model and plot its DC transfer function using the new 'probe_dc'
primitive and 'meas_dc'
script.
Check out how to model a SAR ADC made of a charge-redistribution DAC and successive approximation FSM.
This release introduces 'probe_dc'
primitive, adds multiprocessing support for UDMs, and generates parameterized symbol views for Verilog modules with variable port widths.
XMODEL at DVCon Europe 2024, Modeling SRAM Array, and More
Modeling PCIe Receiver Detection Circuit, Exporting XWAVE Analysis Results, and More
Webinar on Silicon Photonics Modeling & Simulation, Modeling Nonlinear PAM4 Transmitters, and More
XMODEL at DAC 2024, Modeling an Adaptive DFE Receiver, and More
Modeling a Phase Interpolator with INL/DNL, Using PSL Assertions for Analog Checks, and More