PRIMITIVE OF THE MONTH
interp_xbit
This primitive models a digital buffer stage, of which output transition time is determined by a weighted interpolation of the two inputs' arrival times.
March 2020
MODEL OF THE MONTH
Digital phase interpolator
Check out how you can model a digitally-controlled phase interpolator stage found in many clock-and-data recovery (CDR) circuits by combining the 'interp_xbit' and 'dac' primitives.
TIP OF THE MONTH
How to model a phase interpolator stage that operates over a wide frequency range
Learn how to use an 'interp_var_xbit' primitive to model a phase interpolator that operates over a wide frequency range.
Latest Issues
March 2024
UVM Testbench for LDOs, Modeling a Buffer with Variable Rise/Fall Delays, and More
February 2024
XMODEL at DVCon US, Modeling D-PHY Transceivers, and More
January 2024
Modeling a Buffer with Arbitrary Rising and Falling Transition Waveforms, and More
December 2023
XMODEL at ASP-DAC 2024, Modeling Time-of-Flight Sensors, and More
November 2023
Modeling a Thermal Sensor Circuit, Measuring the Transmitter Output Resistance, and More