This second part of the article describes how to write an OOP-style SystemVerilog testbench that generates randomized test sequences, check analog assertions, and report coverages for an analog circuit with multiple operating modes.
New to XMODEL? Get up to speed by watching this latest video introducing XMODEL, GLISTER, and MODELZEN.
Learn how to model the PSIJ effects in a clock distribution network with a 'delay_to_clk' primitive and measure its frequency characteristics using a 'probe_ac' primitive.
This release adds many improvements and bug fixes including the MODELZEN support for unpacked arrays of 'xbit' and 'xreal' signals and a property for grouping auxiliary instances with the main instance.
UVM Testbench for LDOs, Modeling a Buffer with Variable Rise/Fall Delays, and More
XMODEL at DVCon US, Modeling D-PHY Transceivers, and More
Modeling a Buffer with Arbitrary Rising and Falling Transition Waveforms, and More
XMODEL at ASP-DAC 2024, Modeling Time-of-Flight Sensors, and More
Modeling a Thermal Sensor Circuit, Measuring the Transmitter Output Resistance, and More