TIP OF THE MONTH
How to generate and verify parallel streams of pseudo-random bits
Learn how to generate and verify parallel streams of pseudo-random digital bits using the 'prbs_gen' and 'probe_ber' primitives.
November 2019
PRIMITIVE OF THE MONTH
res_sw, cap_sw, ind_sw
These primitives are handy when modeling passive R, L, C elements whose values change with inputs.
MODEL OF THE MONTH
Continous-time Delta-Sigma ADC
This example demonstrates how to model a switched-capacitor-based delta-sigma modulator (DSM) and simulate it along with a digital decimator in SystemVerilog.
Latest Issues
July 2026
Meet Diana, Scientific Analog's AI Booth Specialist at DAC 2026!
June 2026
Verifying NPUs with CIM, Optimizing Transmit Equalizers, and More
May 2026
Estimating Eye Openings and FFE/DFE Settings from Channel SBR
April 2026
Delay, Delay, Delay!
March 2026
EQCHECK, Adaptive Decision-Feedback Equalizer, and More