TIP OF THE MONTH
Translating HSPICE or Spectre testbenches into XMODEL’s equivalent testbenches
Find out how MODELZEN converts your SPICE testbenches including .MEASURE and .VEC statements to SystemVerilog testbenches.
TIP OF THE MONTH
Find out how MODELZEN converts your SPICE testbenches including .MEASURE and .VEC statements to SystemVerilog testbenches.
PRIMITIVE OF THE MONTH
These primitives are equivalent to a .IC statement in SPICE, which sets the initial condition of a node voltage or branch current.
MODEL OF THE MONTH
This example showcases how you can seamlessly combine the models for analog components and digital controller in SystemVerilog using XMODEL.
UVM Testbench for LDOs, Modeling a Buffer with Variable Rise/Fall Delays, and More
XMODEL at DVCon US, Modeling D-PHY Transceivers, and More
Modeling a Buffer with Arbitrary Rising and Falling Transition Waveforms, and More
XMODEL at ASP-DAC 2024, Modeling Time-of-Flight Sensors, and More
Modeling a Thermal Sensor Circuit, Measuring the Transmitter Output Resistance, and More