May 30th, 2020
May 30th, 2020
We are all in difficult times, and our way to fight the disease is to help you design and verify your chips easier and better. Check out how to perform fast analog/mixed-signal verification in SystemVerilog with auto-generated models using XMODEL, GLISTER, and MODELZEN at the upcoming virtual DAC 2020!
XMODEL enables fast and accurate simulation of analog/mixed-signal systems entirely in SystemVerilog.
GLISTER lets you build top-down analog models in schematic forms without writing codes.
MODELZEN automatically generates bottom-up analog models from your circuit schematics or netlists.
All product names contained herein are the trademarks of their respective holders.
October 11th, 2024
June 24th, 2024
February 14th, 2024
December 14th, 2023