This popular tutorial is now updated with channel crosstalk modeling, voltage-mode transmit equalizer, dither suppression in bang-bang CDRs, and new scripts for BER bathtub, JTRAN, and JTOL simulations.
Here is a simple SystemVerilog testbench that can measure the state and transition coverages of your FSM simulation.
Check out this simple way of limiting the output voltage and slew rate using the new 'vlimit' and 'ilimit' primitives.
This primitive models a nonlinear resistor element which can keep the current flowing through the element within the specified limits.
EQCHECK, Adaptive Decision-Feedback Equalizer, and More
XMODEL at DVCon US, Introducing EQCHECK, and More
Generating Random Step Sequences for Stress-Testing, Measuring Single-Bit Responses, and More
Season's Greetings, Checking a Clocked Comparator's Correct Output, and More
Checking the Settling of an Analog Signal, Handling Inherited Nets with Legacy SPICE Netlisters, and More