This popular tutorial is now updated with channel crosstalk modeling, voltage-mode transmit equalizer, dither suppression in bang-bang CDRs, and new scripts for BER bathtub, JTRAN, and JTOL simulations.
Here is a simple SystemVerilog testbench that can measure the state and transition coverages of your FSM simulation.
Check out this simple way of limiting the output voltage and slew rate using the new 'vlimit' and 'ilimit' primitives.
This primitive models a nonlinear resistor element which can keep the current flowing through the element within the specified limits.
Meet Diana, Scientific Analog's AI Booth Specialist at DAC 2026!
Verifying NPUs with CIM, Optimizing Transmit Equalizers, and More
Estimating Eye Openings and FFE/DFE Settings from Channel SBR
Delay, Delay, Delay!
EQCHECK, Adaptive Decision-Feedback Equalizer, and More