Webinar on Demand
Automatic Generation of SystemVerilog Models from Analog/Mixed-Signal Circuits
Missed this webinar? Watch this video recording and gain insights on how to extract models from analog circuits.
Missed this webinar? Watch this video recording and gain insights on how to extract models from analog circuits.
The connect primitives with names ending in '_var' support variable conversion levels.
This primitive models an ideal digital-to-analog converter with arbitrary resolution.
Don't miss this opportunity to check out the latest updates on XMODEL, GLISTER, and MODELZEN face-to-face!
EQCHECK, Adaptive Decision-Feedback Equalizer, and More
XMODEL at DVCon US, Introducing EQCHECK, and More
Generating Random Step Sequences for Stress-Testing, Measuring Single-Bit Responses, and More
Season's Greetings, Checking a Clocked Comparator's Correct Output, and More
Checking the Settling of an Analog Signal, Handling Inherited Nets with Legacy SPICE Netlisters, and More